1.
Verification Guild
typedef ovm_object_registry #( U_tx_c, "uart bfm") d; // for those not familiar with the OVM, this effectively does the // same thing as the initial block ...
2.
Verification Guild
5 posts - 4 authors - Last post: Mar 4, 2005A few things to keep in mind when architecting your frame + Transactor, from somebody who did a lot of ethernet MAC stuff: ...
3.
Verification Guild
5 posts - 4 authors - Last post: Mar 4, 2005A few things to keep in mind when architecting your frame + Transactor, from somebody who did a lot of ethernet MAC stuff: ...
4.
Verification Guild
14 posts - 10 authors - Last post: Mar 30, 2008I know of teal and truss, Cadence Testbuilder, openVera etc. ... 1) Teal & Truss, open source based on C++ Supports Verilog via PLI and ...
5.
Verification Guild
I have a Verilog BFM and C BFM which I want to reuse in my new Vera Environment . I also want to reuse the existing tests in Verilog and C in Vera. ...
6.
Verification Guild
13 posts - 5 authors - Last post: Oct 4, 2006I've been trying to keep scoreboard verification completely seperate from stimulus generation. BFM drivers will never issue information to a ...
7.
Verification Guild
12 posts - 5 authors - Last post: May 12, 2004I wrote a simple programmable clockdivider in VHDL and now I want to discribe his ... In PSL VHDL you can use the 'last_event. Thus, ...
8.
Verification Guild
Linux is free (and libre) 3. EDA vendors are supporting Linux > 2) Is load sharing software a must ?To put it in another way, would ...
9.
Verification Guild
5 posts - 4 authors - Last post: Mar 6, 2008So the DPI will be compiled with version 5 as well. ... The second message, the ERROR message "undefined reference to ...
10.
Verification Guild
3 posts - 3 authors - Last post: Nov 5, 2007http://www.google.com/codesearch?hl=en&q=+writememh+verilog+show:CzAMHE_WZ2I:l1ZSmPHkxfk:mOWwZunGbSk&sa=N&cd=2&ct=rc&cs_p=http://prdownloads ...
